



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/611,380	06/30/2003	Roni Rosner	42P17037	1513

8791 7590 12/02/2005

BLAKELY SOKOLOFF TAYLOR & ZAFMAN
12400 WILSHIRE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CA 90025-1030

EXAMINER

CODY, DILLON J

ART UNIT PAPER NUMBER

2183

DATE MAILED: 12/02/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No. 10/611,380	Applicant(s) ROSNER ET AL.	
	Examiner Dillon Cody	Art Unit 2183	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 30 June 2003.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-21 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-21 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 30 June 2003 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- * See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152) |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date <u>27 May 2004</u> | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. Claims 1-21 are pending.

Papers Filed

2. Examiner acknowledges receipt of specification, claims, abstract and drawings, received 30 June 2003; declaration received 15 December 2003; and information disclosure statement received 27 May 2004.

Title

3. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Specification

4. The disclosure is objected to because of the following informalities:

Paragraph 21, line 14: "encounter" should read "encountered"

Paragraph 28, line 11: "reorders" should read "reorder"

Appropriate correction is required.

Claim Objections

5. Claims 3, 6 and 19 are objected to because of the following informalities:

Claim 3, Line 1 is missing language. The examiner will insert "is operable" after "third device" for purposes of examination.

Claim 6, line 5 "unit" is missing after "second execution"

Claim 19, line 1: "A" should read "An"

Appropriate correction is required.

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

7. Claims 1-21 are rejected under 35 U.S.C. 102(b) as being anticipated by Strombergson et al. (U.S. Patent No. 6,807,621) hereinafter referred to as Strombergson.

8. As per claim 1, Strombergson discloses a device comprising:

a first device (Fig. 1 reservation unit 3A in combination with execution unit 4A) to track sequential data order associated with a first execution unit (Fig. 1 execution unit 4A);

a second device (Fig. 1 reservation unit 3B in combination with execution unit 4B) to track sequential data order associated with a second execution unit (Fig. 1 execution unit 4B);

and a third device (Fig. 1 commit stage 5) coupled to the first device and second device to track sequential data order of data stored in the first device and the second device. *The examiner asserts that all three devices track sequential*

data, as all are parts of a pipelined processor which fetches instructions in a sequence.

9. As per claim 2, Strombergson discloses the device of claim 1, wherein the first device (Fig. 1 reservation unit 3A in combination with execution unit 4A) is operable to notify the third device (Fig. 1 commit stage 5) of mispredicted sequential data, and wherein the first device is operable to flush a first set of sequential data. (Col. 3 lines 34-60)

10. As per claim 3, Strombergson discloses the device of claim 2, wherein the third device (Fig. 1 commit stage 5) [is operable] to notify the second device (Fig. 1 reservation unit 3B in combination with execution unit 4B) of mispredicted sequential data, and wherein the second device is operable to flush a second set of sequential data. (Col. 3 lines 34-60)

11. As per claim 4, Strombergson discloses the device of claim 2, wherein the third device (Fig. 1 commit stage 5) is operable to notify the first device (Fig. 1 reservation unit 3A in combination with execution unit 4A) of mispredicted sequential data, and wherein the first device is operable to flush a third set of sequential data. (Col. 3 lines 34-60)

Art Unit: 2183

12. As per claim 5, Strombergson discloses the device of claim 1, further comprising: a fetch control unit (Fig. 1 fetch unit 1 in combination with decode unit 2) to predict sequential data (Col. 4 line 57-58), fetch the sequential data and assign the sequential data to one of the first device and the second device during a flush operation. (Col. 7 lines 42-54)

13. As per claim 6, Strombergson discloses a method comprising:

tracking the program order of a first set of instructions assigned to a first local reorder buffer (Fig. 1 reservation unit 3A in combination with execution unit 4A) in a first execution unit (Fig. 1 reservation unit 3A in combination with execution unit 4A);

tracking the program order of a second set of instructions assigned to a second local reorder buffer (Fig. 1 reservation unit 3B in combination with execution unit 4B) in a second execution [unit] (Fig. 1 reservation unit 3B in combination with execution unit 4B);

and tracking program order of the first set of instructions relative to the second set of instructions in a global reorder buffer (Fig. 1 commit stage 5). *The examiner asserts that since the commit stage contains a reorder buffer (ROB 10), the stage is responsible to for tracking program order from all the execution stages.*

Art Unit: 2183

14. As per claim 7, Strombergson discloses the method of claim 6, further comprising:

notifying the global reorder buffer (Fig. 1 commit stage 5) when a mispredicted instruction occurs; (Col. 3 lines 34-60)

initiating a flush operation in the global reorder buffer (Fig. 1 commit stage 5); (Col. 3 lines 34-60)

and notifying the first local reorder buffer (Fig. 1 reservation unit 3A in combination with execution unit 4A) of the mispredicted instruction. (Col. 3, lines 34-60)

15. As per claim 8, Strombergson discloses the method of claim 7, further comprising: notifying a fetch control unit (Fig. 1 fetch unit 1 in combination with decode unit 2) of a mispredicted set of instructions. (Col. 3 line 51)

16. As per claim 9, Strombergson discloses the method of claim 6, further comprising: sending a signal to the second local reorder buffer (Fig. 1 reservation unit 3B in combination with execution unit 4B) to flush at least a third set of instructions. (Col. 3 line 58-60)

17. As per claim 10, Strombergson discloses the method of claim 6, further comprising: fetching a fourth set of instructions; and assigning the fourth set of instruction to the first reorder buffer during a flushing operation. *The examiner asserts*

that the processor will continue to process instructions, starting with the branch target instruction, after a conditional branch has been taken. These instructions will be issued to the functional stages, including the stage including the first reorder buffer, and will be executed once the flushing of the stage has been completed.

18. As per claim 11, Strombergson discloses the method of claim 6, further comprising: retiring an instruction according to an indicator stored in the global reorder buffer(Fig. 1 commit stage 5). (Col. 8 lines 22-27) *The examiner asserts that indicators must exist to reorder instructions after execution.*

19. As per claim 12, Strombergson discloses a system comprising:
a bus; (Fig. 1, line connecting memory 7 to fetch unit 1)
a memory device coupled to the bus; (Fig. 1 memory 7)
and a processor including a fetch control unit (Fig. 1 fetch unit 1 and decode unit 2) to fetch instructions from the memory device, a first execution unit (Fig. 1 reservation unit 3A in combination with execution unit 4A) to process one or more of the fetched instructions, a second execution unit (Fig. 1 reservation unit 3B in combination with execution unit 4B) to process one of more of the fetched instructions, a first reorder buffer (Fig. 1 reservation unit 3A in combination with execution unit 4A) to track instructions assigned to the first execution unit, a second reorder buffer (Fig. 1 reservation unit 3B in combination with execution unit 4B) to track instructions assigned to the second execution

unit, and a global reorder buffer (Fig. 1 commit stage 5) to track instruction order of instructions assigned to the first reorder buffer relative to the second reorder buffer. (Col. 8 lines 22-27) *The examiner asserts that the reservation station in combination with the execution unit track a given instruction as it waits to be, and is finally executed. The examiner asserts that the reorder buffer 10 in commit stage 5 tracks the order of instructions as it retires instructions in their proper order.*

20. As per claim 13, Strombergson discloses the system of claim 12, wherein the first reorder buffer is operable to signal the global reorder buffer upon detection of a mispredicted instruction. (Col. 3 lines 34-60)

21. As per claim 14, Strombergson discloses the system of claim 12, wherein the first reorder buffer is operable to flush a first set of instructions upon detection of a mispredicted instruction (Col. 3 lines 34-60), and wherein the fetch control unit assigns a second set of instructions to the first reorder buffer based on a set of load balancing criteria. *The examiner asserts that the processor will continue to process instructions, starting with the branch target instruction, after a conditional branch has been taken. These instructions will be issued to the functional stages, including the stage including the first reorder buffer, and will be executed once the flushing of the stage has been completed.*

Art Unit: 2183

22. As per claim 15, Strombergson discloses a machine readable medium having stored therein instructions, which when executed cause a machine to perform a set of operations comprising:

tracking the program order of a first set of instructions assigned to a first local tracking device in a first execution unit (Fig. 1 reservation unit 3A in combination with execution unit 4A); *The examiner asserts that the reservation station in combination with the execution unit track a given instruction as it waits to be, and is finally executed.*

tracking the program order of a second set of instructions assigned to a second local tracking device in a second execution unit (Fig. 1 reservation unit 3B in combination with execution unit 4B); *The examiner asserts that the reservation station in combination with the execution unit track a given instruction as it waits to be, and is finally executed.*

and tracking program order of the first set of instructions relative to the second set of instructions in a global tracking device. (Fig. 1 commit stage 5) *The examiner asserts that the reorder buffer 10 in commit stage 5 tracks the order of instructions as it retires instructions in their proper order.*

23. As per claim 16, Strombergson discloses the machine readable medium of claim 15, having further instructions stored therein which when executed cause a machine to perform a set of operations further comprising: notifying the global tracking device (Fig. 1 commit stage 5) when a mispredicted instruction occurs. (Col. 3 line 55-57)

24. As per claim 17, Strombergson discloses the machine readable medium of claim 16, having further instructions stored therein which when executed cause a machine to perform a set of operations further comprising: tracking a first set of switch points in the global tracking device (Fig. 1 commit stage 5). *The examiner further asserts that the reorder buffer 10 tracks a given instruction compared to prior and subsequent instructions to maintain proper instruction ordering.*

25. As per claim 18, Strombergson discloses the machine readable medium of claim 16, having further instructions stored therein which when executed cause a machine to perform a set of operations further comprising: flushing a second set of switch points based on the mispredicted instruction. *The examiner asserts that when a conditional branch instruction is mispredicted, instructions currently in other stages of the pipeline are flushed as described in col. 3 lines 34-60.*

26. As per claim 19, Strombergson discloses an apparatus comprising:
a means for tracking the program order of a first set of instructions assigned to a first local tracking device (Fig. 1 reservation unit 3A in combination with execution unit 4A) in a first execution unit (Fig. 1 reservation unit 3A in combination with execution unit 4A); *The examiner asserts that the reservation station in combination with the execution unit track a given instruction as it waits to be, and is finally executed.*

a means for tracking the program order of a second set of instructions assigned to a second local tracking device (Fig. 1 reservation unit 3B in combination with execution unit 4B) in a second execution unit (Fig. 1 reservation unit 3B in combination with execution unit 4B); *The examiner asserts that the reservation station in combination with the execution unit track a given instruction as it waits to be, and is finally executed.*

and a means for tracking program order of the first set of instructions relative to the second set of instructions in a global tracking device. (Fig. 1 commit stage 5) *The examiner asserts that the reorder buffer 10 in commit stage 5 tracks the order of instructions as it retires instructions in their proper order.*

27. As per claim 20, Strombergson discloses the apparatus of claim 19, further comprising: a means for notifying the global tracking device when a mispredicted instruction occurs. (Col. 3 lines 34-60)

28. As per claim 21, Strombergson discloses the apparatus of claim 19, further comprising: a means for flushing at least a third set of instructions in the first local tracking device. (Col. 3 lines 34-60)

Conclusion

29. The following is text cited from 37 CFR 1.111(c): In amending in reply to a rejection of claims in an application or patent under reexamination, the applicant or patent owner must clearly point out the patentable novelty which he or she thinks the

claims present in view of the state of the art disclosed by the references cited or the objections made. The applicant or patent owner must also show how the amendments avoid such references or objections.

30. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Zuraski et al. (U.S. Patent No. 6,502,188) disclose a system containing a reorder buffer with multiple parallel pipes.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dillon Cody whose telephone number is 571-272-8401. The examiner can normally be reached on Mon - Fri, 8 AM - 5 PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on 571-272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DJC


EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100